Part Number Hot Search : 
LT1171CQ CVCO55B 2405S TDA72 SK343 256713 LT1171CQ LH0084
Product Description
Full Text Search
 

To Download PMB2303 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 1.25-GHz Dual PLL with Prescaler 2.5-GHz Dual PLL with Prescaler
PMB 2302 B6HF PMB 2303 B6HF
General Description The PMB 2302, PMB 2303 are single chip dual Phase Locked Loop (PLL) synthesizers with programmable frequency dividers for use in mobile communication equipment. It is fabricated using Siemens B6HF silicon bipolar process. The circuit consists of high speed dual modulus dividers, shift registers, programmable counters (2 A-, 2 N- and 2 R-counters), phase detectors with charge pump and a control logic block. Since one of the high speed dual modulus dividers is able to handle frequencies of up to 1.25 GHz (2.5 GHz), there is no need to add a dedicated external prescaler. The second dual modulus divider handles frequencies up to 500 MHz. The switching signals for the dividing ratios are generated by the corresponding A-counters. The A-counter and the N-down-counter are programmable via the 3-wire bus. They are clocked by the dual modulus divider output signals. The carry outputs of the N-counters are connected to the frequency inputs of the corresponding phase detectors and are controlling the loading of the programmed A-/N-counter start values. The two 11 bit R-counters are also programmable and are serving as reference frequency dividers. Their carry outputs are connected to the corresponding reference frequency inputs of the phase detector and are controlling the loading of the programmed counter start values. The phase detectors are of PFD-type (phase and frequency sensitive). They have a linear output characteristic in the 0 phase error region. The control logic handles phase detectors output polarity, charge pump output currents and software-generated power-on (all circuit parts except the shift registers and data latches). Applications All mobile communication analog and digital systems as RFand IF synthesizers
Type PMB 2302-R PMB 2303-R Features * * * * * * * *
Package P-TSSOP-20-1 (Shrink, SMD) P-TSSOP-20-1 (Shrink, SMD)
*
* * * * * * * *
Integrated prescaler Low operating current Different power-down modes High input sensitivity, high input frequency Two fast phase detectors without dead zone Linearization of the phase detector output by current sources Large dividing ratios for small channel spacing PLL1 PMB 2302 PMB 2303 max. freq. 1.25 GHz 2.5 GHz prescaler: :32/:33 :64/:65 A1-counter 0 to 31 0 to 63 N1-counter 32 to 2047 64 to 1023 R1-counter 3 to 2047 3 to 2047 PLL2 PMB 2302 PMB 2303 max. freq. 500 MHz 500 MHz prescaler: :16/:17 :16/:17 A2-counter 0 to 15 0 to 15 N2-counter 16 to 1023 16 to 1023 R2-counter 3 to 2047 3 to 2047 Serial control (3-wire bus: data, clock, enable) for fast programming (fmax = 10 MHz) Switchable polarity and phase detector current programmable 1 port output (TTL push-pull) External current setting for phase detector outputs Lock detect output with gated pulse (quasi digital lock detect) Operating voltage 2.7 V to 5.5 V P-TSSOP-20 package Temperature range - 30 C to 85 C
Siemens Aktiengesellschaft
1
1.25-GHz Dual PLL with Prescaler 2.5-GHz Dual PLL with Prescaler
PMB 2302 B6HF PMB 2303 B6HF
RF1 RF1
Divider /32 / 33 (/64 / 65)
CP 5 (6) Bit CY A1-Counter D0 ... D4 LD
CP 11 (10) Bit Latch N1- Counter D5 ... D15 LD
CY
1 Bit Latch (Idle) CLK DA EN 2 Bit Adress 3 Bit Latch Control & Test CT0, CT1, P0 RI
5 (6) Bit A 1-Counter
11 (10) Bit Latch N 1- Counter
(17 + 2) Bit Shift Register 3 Bit Latch Charge Pump 1 11 Bit Latch R1- Counter
CP0 ... CP2 LD CP
R0 ... R10 11 Bit R1- Counter CY
f REF f VCON V CC 1 GND 1 V CCP PON 1 V CC 2 GND 2 GND 1
Phase Detector 1 Control & Test Phase Detector 2
PD1 LD I REF Port PD2
f VCON f REF
CP CT0, CT1 CP0 ... CP2 3 Bit Latch Charge Pump 2 LD 11 Bit R 2- Counter R0 ... R10
CY
3 Bit Latch Control & Test 2 Bit Adress 1 Bit Latch (Idle)
11 Bit Latch R2- Counter
(17 + 2) Bit Shift Register 4 Bit A2-Counter 10 Bit Latch N2-Counter 2 Bit Latch (Idle)
D0 ... D3 RF2 RF2 Divider /16 / 17 CY
LD
D4 ... D13 CP 10 Bit Latch N2- Counter
LD CY
4 Bit A2-Counter CP
ITB08470
Block Diagram
Siemens Aktiengesellschaft
2


▲Up To Search▲   

 
Price & Availability of PMB2303

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X